


SSE architecture

A Detailed Overview

Part 1

February 2008
Sverre Jarp
CERN IT Department



Two natural parts


- Part One:
 - Floating-point support
 - Single/Double

- Part Two
 - Integer support
 - Bytes/Words/DWords/QWords



S.Jarp
CERN


Part 1: FLOATING-POINT



Aims

S.Jarp
CERN

- Group instructions to allow a good understanding of
 - Which operations can be done on **what data**
- E.g. Can I do a multiply-and-add of double precision numbers with a single instruction?
 - $d = a * b + c$
- Show examples of practical use



XMM Registers

- 16 registers with 128 bits each
 - (only 8 registers in 32-bit mode)


16 Bytes



8 Words



4 DWords/**Single**




2 QWords/**Double**




Bit 127

Bit 0



Typical instruction format

- **Unary/Binary:**
 - Mnemonic Destination, Source [, Immediate]
 - Mnemonic: Verb + Data Types
 - Example:
 - CMPPS xmm1, xmm2/mymem, LT




Four data flavours

S.Jarp
CERN


■ Single precision

- Scalar Single (SS)
- Packed Single (PS)



■ Double precision

- Scalar Double (SD)
- Packed Double (PD)




- Scalar instructions replace x87 in Intel-64!


FLP logical operations

S.Jarp
CERN

	Mnemonic	SS	SD	PS	PD
And	AND	--	--	Of 54	66 Of 54
And not	ANDN	--	--	Of 55	66 Of 55
Or	OR	--	--	Of 56	66 Of 56
Xor	XOR	--	--	Of 57	66 Of 57


- For example:
 - andpd





FLP standard arithmetic (1)

	Mnemonic	SS	SD	PS	PD
Square root	SQRT	f3 Of 51	f2 Of 51	Of 51	66 Of 51
Normal add	ADD	f3 Of 58	f2 Of 58	Of 58	66 Of 58
Multiplication	MUL	f3 Of 59	f2 Of 59	Of 59	66 Of 59
Normal subtract	SUB	f3 Of 5c	f2 Of 5c	Of 5c	66 Of 5c
Division	DIV	f3 Of 5e	f2 Of 5e	Of 5e	66 Of 5e
Horizontal add	HADD	--	--	f2 Of 7c	66 Of 7c
Horizontal subtract	HSUB	--	--	f2 Of 7d	66 Of 7d
Add and subtract	ADDSUB	--	--	f2 Of d0	66 Of d0
Dot Product	DP	--	--	66 Of 3a 41	66 Of 3a 40
Reciprocal approximation	RCP	f3 Of 53	--	Of 53	--
Reciprocal SQRT approx.	RSQRT	f3 Of 52	--	Of 52	--



FLP standard arithmetic (2)

- Two examples:
 - **SQRTPD** dest, source
 - Put SQRTPD of source in destination
 - **DOTPS** dest, source, imm8
 - Perform 4 dot products or deliver zero
 - According to IMM8[7:4]
 - Add horizontally
 - Broadcast result
 - According to IMM8[3:0]

SQRTPD(

E1	E0
----	----

)

=

E1''	E0''
------	------


E3	E2	E1	E0
----	----	----	----

E3'	E2'	E1'	E0'
-----	-----	-----	-----

E3''	E2''	E1''	E0''
------	------	------	------

E3'''	E2'''	E1'''	E0'''
-------	-------	-------	-------

E3''''	E2''''	E1''''	E0''''
--------	--------	--------	--------



FLP Round


- Round FLP results to an Integral Value:
 - E.g. ROUNDPS xmm2, xmm3/mem, IMM8
 - IMM8:
 - Rounding modes:
 - Nearest (0), Down (1), Up (2), Truncate (3)
 - Rounding Select
 - Precision Mask

	Mnemonic	SS	SD	PS	PD
Round	ROUND	66 Of 3a 0a	66 Of 3a 0b	66 Of 3a 08	66 Of 3a 09

FLP Minimum/Maximum

- Return the lower/higher value after comparison:
 - E.g. MAXPS xmm1, xmm2/mem

	Mnemonic	SS	SD	PS	PD
Minimum	MIN	f3 Of 5d	f2 Of 5d	Of 5d	66 Of 5d
Maximum	MAX	f3 Of 5f	f2 Of 5f	Of 5f	66 Of 5f



FLP comparisons (1)

- Example:
 - CMPPS xmm1, xmm2, LT




LT

Compare:



=


Generated masks:





FLP comparisons (2)

	Imm.	Mnemonic	SS	SD	PS	PD
Compare equal	0	CMP EQ	f3 Of c2	f2 Of c2	Of c2	66 Of c2
Compare less than	1	CMP LT	f3 Of c2	f2 Of c2	Of c2	66 Of c2
Compare less or equal	2	CMP LE	f3 Of c2	f2 Of c2	Of c2	66 Of c2
Compare unordered	3	CMP UNORD	f3 Of c2	f2 Of c2	Of c2	66 Of c2
Compare not equal	4	CMP NEQ	f3 Of c2	f2 Of c2	Of c2	66 Of c2
Compare not less than	5	CMP NLT	f3 Of c2	f2 Of c2	Of c2	66 Of c2
Compare not less or equal	6	CMP NLE	f3 Of c2	f2 Of c2	Of c2	66 Of c2
Compare ordered	7	CMP ORD	f3 Of c2	f2 Of c2	Of c2	66 Of c2



FLP comparisons (3)

- Compare Scalar and set EFLAGS
 - Example: COMISD xmm1, xmm2/mymem
- Sets ZF, PF, and CF in EFLAGS register
 - Allowing conditional JMP to follow


	Imm.	Mnemonic	SS	SD	PS	PD
Compare ordered and set EFLAGS	0	COMI	Of 2f	66 Of 2f	--	--


- SHUFxx xmm1, xmm2/mem, IMM8

	Mnemonic	SS	SD	PS	PD
Shuffle	SHUF	--	--	Of c6	66 Of c6

- Example: SHUFPS

Wanted in chunk:	3	2	1	0	Total (hex)
Quaternary:	0-3	0-3	0-3	0-3	0x0-0xff






Blend (Move conditionally)


- BLENDxx xmm1, xmm2/mem, IMM8

	Mnemonic	SS	SD	PS	PD
Move	BLEND	--	--	66 Of 3a 0c	66 Of 3a 0d

- Example: BLENDPS

Move source:	3	2	1	0	Total (hex)
Binary:	0	0	1	1	0x3







Blend-V (Move conditionally)

- `BLENDVxx xmm1, xmm2/mem, <XMM0>`

	Mnemonic	SS	SD	PS	PD
Move	BLEND	--	--	66 Of 38 14	66 Of 38 15

- Example: `BLENDVPS`





FLP move operations (1)

- Different op.codes for memory source (load) and memory target (store)
- Any difference between MOVSD and MOVLPD ?

	Mnemonic	SS	SD	PS	PD
Move Aligned	MOVA	--	--	Of 28, Of 29	66 Of 28, 66 Of 29
Move Unaligned	MOVU	--	--	Of 10, Of 11	66 Of 10, 66 Of 11
Move (scalar)	MOV	f3 Of 10, f3 Of 11	f2 Of 10, f2 of 11	--	--
Move Low	MOVL	--	--	Of 12, Of 13	66 Of 12, 66 Of 13
Move High	MOVH	--	--	Of 16, Of 17	66 Of 16, 66 Of 17
Store w/Non-temporal hint	MOVNT	f3 Of 2b	f2 Of 2b	Of 2b	66 Of 2b

Other move instructions in appendix

Autovectorization w/icc (1)

S.Jarp
CERN

■ Source code:

```
#ifdef FLOAT
bool test(float* d)
#else
bool test(double* d)
#endif
#ifdef SPACING
    { for (int i =0; i<620; i+=4)
#else
    { for (int i =0; i<620; i++)
#endif
        {
#ifdef COMPARE
            if (d[i] > 0.75)
#endif
                d[i] = (d[i+4] + d[i])/2.0;
        }
    return 1;
}
```

SUCCESS !

■ Compilation and object code:

```
icc -O2 -S -unroll10 mysse.cxx
mysse.cxx(9): (col. 11) remark:
    LOOP WAS VECTORIZED.
```

```
..B1.5:
    movaps    32(%rdx), %xmm1
    addpd    (%rdx), %xmm1
    mulpd    %xmm0, %xmm1
    movaps    %xmm1, (%rdx)
    addq     $16, %rdx
    cmpq     %rax, %rcx
    jl       ..B1.5          # Prob 99%
```



2 * double

Autovectorization w/icc (2)

S.Jarp
CERN

■ Source code:

```
#ifdef FLOAT
bool test(float* d)
#else
bool test(double* d)
#endif
#ifdef SPACING
    { for (int i =0; i<620; i+=4)
#else
    { for (int i =0; i<620; i++)
#endif
        {
#ifdef COMPARE
            if (d[i] > 0.75)
#endif
                d[i] = (d[i+4] + d[i])/2.0;
        }
    return 1;
}
```

SUCCESS !

■ Compilation and object code:

```
icc -O2 -S -unroll10 -DSPACING mysse.cxx
mysse.cxx(7): (col. 11) remark:
    LOOP WAS VECTORIZED.
```

```
..B1.2:
    movsd    32(%rdx), %xmm2
    movsd    (%rdx), %xmm1
    movl     $4, %ecx
    movhpd   32(%rdx,%rcx,8), %xmm2
    movhpd   (%rdx,%rcx,8), %xmm1
    addpd    %xmm1, %xmm2
    mulpd    %xmm0, %xmm2
    movlpd   %xmm2, (%rdx)
    movhpd   %xmm2, (%rdx,%rcx,8)

    addq     $64, %rdx
    addl     $2, %eax
    cmpl     $154, %eax
    jb       ..B1.2          # Pro
```



Autovectorization w/icc (3)

S.Jarp
CERN

■ Source code:

```
#ifdef FLOAT
bool test(float* d)
#else
bool test(double* d)
#endif
#ifdef SPACING
    { for (int i =0; i<620; i+=4)
#else
    { for (int i =0; i<620; i++)
#endif
    {
#ifdef COMPARE
        if (d[i] > 0.75)
#endif
        d[i] = (d[i+4] + d[i])/2.0;
    }
    return 1;
}
```

■ Compilation and object code:

IMPOSSIBILITY ?


```
icc -O2 -S -unroll10 -DCOMPARE mysse.cxx
```

```
..B1.2:
    movsd    (%rax,%rdi), %xmm1
    comisd   %xmm0, %xmm1
    jbe     ..B1.4

..B1.3:
    movsd    32(%rax,%rdi), %xmm2
    addsd   %xmm1, %xmm2
    mulsd   _2il0floatpacket.2(%rip), %xmm2
    movsd   %xmm2, (%rax,%rdi)

..B1.4:
    addq    $8, %rax
    cmpq   $4960, %rax
    jl     ..B1.2    # Prob 99%
```

12	11	10	9	8	7	6	5	4	?	2	1	0
----	----	----	---	---	---	---	---	---	---	---	---	---



Autovectorization w/icc (4)

■ Source code:

■ Compilation and object code:

```

#ifdef FLOAT
bool test(float* d)
#else
bool test(double* d)
#endif
#ifdef SPACING
    { for (int i =0; i<620; i+=4)
#else
    { for (int i =0; i<620; i++)
#endif
        {
#ifdef COMPARE
        if (d[i] > 0.75)
#endif
            d[i] = (d[i+4] + d[i])/2.0;
#ifdef COMPARE2
        else d[i] = (d[i+4] + d[i])*2.0;
#endif
        }
    return 1;
}

```

SANITY RESTORED!

```

icc -O2 -S -unroll10 -DCOMPARE -DCOMPARE2
mysse.cxx

```

```

..B1.7:
    movaps  _2i10floatpacket.1(%rip), %xmm2
    movaps  _2i10floatpacket.2(%rip), %xmm3
    movaps  (%rdx), %xmm1
    cmpltpd %xmm1, %xmm2
    andps   %xmm2, %xmm3
    andnps  %xmm0, %xmm2
    orps    %xmm2, %xmm3
    movaps  32(%rdx), %xmm4
    addpd   %xmm1, %xmm4
    mulpd   %xmm3, %xmm4
    movaps  %xmm4, (%rdx)
    addq    $16, %rdx
    cmpq    %rax, %rdx
    jl      ..B1.7          # Prob 99%

```



Explicit programming

- Use special class libraries + intrinsics
- Classes:
 - F64vec2
 - F32vec4
- Intrinsics:
 - `_mm_add_pd`
 - `_mm_mul_pd`
 - `_mm_cmpgt_pd`

See the next talk for examples



Conclusions


S.Jarp
CERN

- SSE has grown into an extremely rich ISA extension
 - Too rich?
 - It is (somewhat) limited by the x86 legacy
- SSE may speed-up appropriate FLP loops
 - 4x (in single-precision mode)
 - 2x (in double-precision mode)
- Main decision to be taken:
 - Rely on auto-vectorization ?
 - "Hand-code" using intrinsics ?



S.Jarp
CERN


BACKUP



Special moves

- Move to/from general registers

	Mnemonic	SS	SD	PS	PD
Extract	EXTRACT	--	--	66 Of 3a 17	--
Insert	INSERT	--	--	66 Of 3a 21	--
Extract Sign Mask	MOVMSK	--	--	Of 50	66 Of 50



FLP move operations (2)

- Move with duplication

	Mnemonic	(SS)	(SD)		
Move SP Low and Duplicate	MOVSLDUP	f3 Of 12	--	--	--
Move DP (Low) and Duplicate	MOVDDUP	--	f2 Of 12	--	--
Move SP High and Duplicate	MOVSHDUP	f3 Of 16	--	--	--